Show more

"The intelligence coup of the century"

For decades, the read the encrypted communications of allies and adversaries exploiting backdoors in silicon chips.

washingtonpost.com/graphics/20

Free and open-source silicon will allow everybody to audit the full chip design, from netlists down to layout.

Keep up with Free silicon!

The Free Silicon Foundation adopts a different funding model than and promotes independence.

We think that certain sponsorships are problematic not only because of an evident conflict of interest (e.g. vs ), but also because they induce some people and/or organizations like our not to attend , therefore impacting, among others, the plurality of views on topics which can be as delicate as licences (2020.copyleftconf.org).

We prepared a white paper for the containing recommendations about as encouraged last November:

wiki.f-si.org/index.php/White_

Please discuss it or endorse it by replying to this thread.
The paper will be delivered on January 31.

A first draft was shared in December with:

* april.org @aprilorg
* fsfe.org @fsfe
* fsf.org @fsf
* Aral Balkan @aral
* waag.org @waag
* sfconservancy.org @conservancy
* gpl-violations.org
* commonsnetwork.eu

What are the limitations of existing free and open-source (FOS) electronic design automation () tools?

What is it missing to design a chip with 1+ Million gates?

Which will be the first foundry to open a process design kit (PDKs)?

These are some of the questions that will be addressed at the third Free Silicon Conference () which will be held in Zurich on June 4-6 2020.

More info at:
wiki.f-si.org/index.php/FSiC20

Picture: the Raven chip of Tim Edwards
peertube.f-si.org/videos/watch

The European Commission is organizing a "Workshop about the future of Open Source Software and Open Source Hardware", Brussels, November 14-15 2019:

ec.europa.eu/digital-single-ma

Online registration will close on November 6.

Is it possible to simulate transistors using open-source tools only?

How fast are the available solvers?

How hard is it to interface with existing PDKs?

The following talks provide very promising answers:

* ngspice - an open source mixed signal circuit simulator, by Holger Vogt
peertube.f-si.org/videos/watch

* Gnu Circuit Analysis Package (GnuCap), by Al Davis
peertube.f-si.org/videos/watch

* Converting 45nm transistor netlists to open standards, by Thomas Benz
peertube.f-si.org/videos/watch

Which foundries are the most friendly to open-source? Is there an open-source ?

Kholdoun Torki of Circuits-Multi-Projects (mycmp.fr/) provided a great overview:

"Towards Foundry PDKs on Free CAD Tools"
peertube.f-si.org/videos/watch

All the recordings of the Free Silicon Conference are now online:

peertube.f-si.org/video-channe

Day 1 focuses on high-level design. Some of the concepts presented in the first talks can be partially applied to FPGAs as well

Day 2 discusses aspects closer to silicon, such as PDKs, memory generators and layouting

Day 3 presents hands-on tutorials

The full program is available at:
wiki.f-si.org/index.php/FSiC20

The past Free Silicon Conference was opened with a great talk by Todd Weaver from :

"The Future of Computing and Why You Should Care"

peertube.f-si.org/videos/watch

We proudly announce to run our own instance to host the videos of the past Free Silicon Conference 2019:

peertube.f-si.org/

Is it possible to design a silicon chip using 100% Free and Open Source (FOS) tools?
Can one publish the layout?
Which impact can be expected?

These are few of the questions that thirty-six speakers will address at the second Free Silicon Conference ().

Last chance to attend: reservation deadline is next week (February 21):
wiki.f-si.org/index.php/FSiC20

Cannot join in Paris? No worries! We are preparing the equipment to record all the sessions.

Tomorrow (Sunday February 3) the "CAD and Open Hardware" conference will take place at (Brussels):

fosdem.org/2019/schedule/track

Last year's edition (with video-recordings):
archive.fosdem.org/2018/schedu

Twenty-seven speakers have already confirmed their presence at the Free Silicon Conference ():

wiki.f-si.org/index.php/FSiC20

The high-level design session will include speakers from:

1. Gaut (gaut.fr/)
2. GHDL (ghdl.free.fr/)
3. SpinalHDL (github.com/SpinalHDL)

Twenty-five speakers have already confirmed their presence at the Free Silicon Conference ():

wiki.f-si.org/index.php/FSiC20

The introduction on Day 1 will begin with talks of:

1. Purism (puri.sm/)
2. Wiring (wiring.org.co/)
3. Echopen (echopen.org/)

Which impact will the first free and open (layout included) chips have on security, education and cooperative projects?

The 35th Chaos Communication Congress, , ended few days ago. All talks can be seen at
media.ccc.de/c/35c3
and browsed by theme:
halfnarp.events.ccc.de/

A small selection about and place-and-route tools:

LibreSilicon - decentralizing semiconductor manufacturing
media.ccc.de/v/35c3-9410-libre

The nextpnr FOSS FPGA place-and-route tool
media.ccc.de/v/35c3-9612-the_n

Where can you download, modify and share a silicon IP block just like you do, say, with gcc?

Nowhere.

The licenses of mainstream proprietary silicon CAD tools explicitly forbid publishing anything created with them. This is partially due to keep algorithms, such as place-and-route, more secret.

It is like writing a book with a proprietary word processor and then not having permission to publish it for not revealing how the grammar checker works.

Free silicon requires free CAD tools.

We are proud to announce the birth of the Free Silicon Foundation (f-si.org)!

We organize a conference in Paris, March 14-16 2019, to promote:

1. Free and Open Source (FOS) CAD tools for designing circuits
2. the sharing of hardware designs
3. common standards
4. the freedom of users in the context of technology

Program and submissions:
wiki.f-si.org/index.php/FSiC20

Mastodon

mastodon.f-si.org is one server in the network