@mansr

OpenCores is specialized on FPGAs:
https://opencores.org/maintainers/oliscience

However, HDL code alone is not sufficient for silicon. It is just one input for the design loops involving place-and-route, parameter-extraction, timing-analysis, etc.

By creating FOS CAD tools we are bridging the gap between HDL and layouts.