Is it possible to design a silicon chip using 100% Free and Open Source (FOS) tools?
Can one publish the layout?
Which impact can be expected?
These are few of the questions that thirty-six speakers will address at the second Free Silicon Conference (#FSiC).
Last chance to attend: reservation deadline is next week (February 21):
Cannot join in Paris? No worries! We are preparing the equipment to record all the sessions.
Tomorrow (Sunday February 3) the "CAD and Open Hardware" conference will take place at #FOSDEM (Brussels):
Last year's edition (with video-recordings):
Twenty-seven speakers have already confirmed their presence at the Free Silicon Conference (#FSiC):
The high-level design session will include speakers from:
Twenty-five speakers have already confirmed their presence at the Free Silicon Conference (#FSiC):
The introduction on Day 1 will begin with talks of:
Which impact will the first free and open (layout included) chips have on security, education and cooperative projects?
A small selection about #silicon and place-and-route tools:
LibreSilicon - decentralizing semiconductor manufacturing
The nextpnr FOSS FPGA place-and-route tool
Where can you download, modify and share a silicon IP block just like you do, say, with gcc?
The licenses of mainstream proprietary silicon CAD tools explicitly forbid publishing anything created with them. This is partially due to keep algorithms, such as place-and-route, more secret.
It is like writing a book with a proprietary word processor and then not having permission to publish it for not revealing how the grammar checker works.
Free silicon requires free CAD tools.
We are proud to announce the birth of the Free Silicon Foundation (https://f-si.org)!
We organize a conference in Paris, March 14-16 2019, to promote:
1. Free and Open Source (FOS) CAD tools for designing #VLSI circuits
2. the sharing of hardware designs
3. common standards
4. the freedom of users in the context of #silicon technology
Program and submissions: